Felix Fietkau
6bc40a3f04
ar71xx: Remove TX/RX delay from pll_1000 for OM5P-AN ...
The tx/rx delay bits in the ETH_XMII_CONTROL register have to be unset when the
enable_rgmii_rx_delay/enable_rgmii_tx_delay will be set in the AT803x PHY.
Othwise the throughput in gigabit mode is heavily reduced.
Signed-off-by: Sven Eckelmann <sven@open-mesh.org>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@45521 3c298f89-4303-0410-b956-a3cf2f4a3e73
2015-04-20 15:00:20 +00:00
2015-03-16 07:41:19 +00:00
2015-04-11 10:28:06 +00:00
2015-03-16 07:41:10 +00:00
2015-04-20 15:00:20 +00:00
2015-04-04 19:33:32 +00:00
2015-03-06 07:56:34 +00:00
2015-03-13 03:02:34 +00:00
2015-03-22 07:03:02 +00:00
2015-04-17 18:52:15 +00:00
2015-04-17 08:12:00 +00:00
2015-04-19 11:38:42 +00:00
2015-03-21 21:24:08 +00:00
2015-03-16 07:40:41 +00:00
2015-03-27 16:03:16 +00:00
2015-04-19 11:38:46 +00:00
2015-04-17 13:47:13 +00:00
2015-04-10 08:28:44 +00:00
2015-04-01 09:03:13 +00:00
2015-04-17 13:47:09 +00:00
2015-03-27 19:47:22 +00:00
2015-03-26 09:42:59 +00:00
2015-04-11 10:28:03 +00:00
2015-03-26 09:42:59 +00:00
2015-04-16 13:53:57 +00:00
2015-04-10 21:36:33 +00:00
2015-03-16 10:58:43 +00:00
2015-03-20 08:49:08 +00:00
2015-04-02 14:32:01 +00:00
2015-03-19 18:45:32 +00:00
2015-04-12 20:45:55 +00:00
2015-03-21 21:47:20 +00:00
2015-04-12 20:48:13 +00:00
2015-03-11 12:20:03 +00:00
2015-03-06 07:56:34 +00:00
2015-04-19 16:31:54 +00:00
2015-03-28 13:20:58 +00:00
2015-03-16 07:40:02 +00:00
2015-04-10 08:29:26 +00:00
2015-03-28 13:20:52 +00:00
2015-04-20 13:57:43 +00:00
2015-04-05 07:40:38 +00:00
2010-08-06 21:36:35 +00:00
6bc40a3f04